The project intends to create a free Verilog HDL parser, to benefit tasks like extracting information, code modification in batch or module wiring automation etc.