Skip to content

A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board

License

Notifications You must be signed in to change notification settings

IngenicC/arty-cm0-designstart

 
 

Repository files navigation

arty-designstart-cm0

Join the chat at https://gitter.im/rbarzic/arty-cm0-designstart

Stories in Ready Stories in Backlog

This github repository provides the necessary files to use the DesignStart Cortex-M0 system on a digilentinc ARTY FPGA board.

This project does not include the source code of the DesignStart Cortex-M0. You have to request it directly from ARM.

In addition to allow synthesis of the designstart to a Xilinx target, this project allows also simulations using the simulation tools :

  • Icarus iverilog
  • Xilinx simulation tools (xvlog/xelab/xsim)
  • Verilator

This project uses submodules. To clone it you need to run the following commands :

 git clone git@github.com:rbarzic/arty-cm0-designstart.git
 cd arty-cm0-designstart
 git submodule init
 git submodule update

This is work in progress so expect some rough edges

More documentation is available here

About

A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 27.9%
  • Shell 15.1%
  • JavaScript 12.4%
  • CSS 11.7%
  • Tcl 9.0%
  • Python 6.4%
  • Other 17.5%