• Developed at University of Nizhny Novgorod
• Project homepage
• License: TBD
• Copyright: TBD

This project is an infrastructure for research in the VLSI Physical Design area, primarily Global Placement algorithms. It also provides Detailed Placement, Static-Timing Analysis, Buffer Insertion and Routing algorithms.