The Accelize DRM solution protects FPGA applications.
The Accelize DRM library operates the DRM from the software side of the application.
This library is responsible for activating the DRM, communicating with the Accelize web service and managing metering sessions.
This library provides API for :
- C
- C++
- Python
Interested in Accelize DRM ? Checkout our Documentation!
The Accelize licensing technology is offered in two distinct modes:
-
Static licensing : A file-based scheme implemented by statically packaging the license key into an encrypted license file, stored locally on the server that hosts the FPGA card.
-
Dynamic licensing : A server-based scheme implemented by delivering license keys from a license server. Specifically, the license server delivers a regular stream of time-limited single-use license keys.
Take a look at our documentation for more information !
The Accelize DRM solution comprises 3 layers:
- FPGA HDL IPs that must be embedded into the FPGA design. Specifically, exactly one DRM Controller IP, and one or more DRM Activator IPs. The Activators must be embedded within each protected function. These IPs are delivered in the DRM HDK.
- Host The DRM client, a lightweight service that executes on the host CPU, whose main function is to connect the FPGA DRM IPs with either the DRM Web Service (dynamic licensing) or a local license key file (static licensing). The DRM client is delivered as a DRM Library in C/C++ and Python.
- Web Service A fully managed DRM Web Service operated by Accelize. The Web service is only used in dynamic licensing and handles user authentication, licensing and metering. Upon special request, the DRM Web Service can deployed on-premise.
More information in our documentation !
For a quick tour about the Accelize platform integration steps, please watch this video
To access the Accelize Web Service you need an Internet connection which allows outbound HTTPS connection to Accelize server
Please consult license
Please consult CHANGELOG
