Skip to content

Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field

Notifications You must be signed in to change notification settings

sqf-ice/VerilogCodeECC

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

6 Commits
 
 
 
 
 
 

Repository files navigation

Contributed to the development of a Verilog module for FPGA-based High-Throughput Generic ECC Implementation in Binary Extension Field.

My contribution includes

• Design and analysis of 128 bit Hybrid Karatsuba Ofman Combinational Multiplier.

• Development of Generic Point Addition, Point Doubling, and Scalar Multiplication Module

• Development of ECDSA host Library

Guides : Abhishek Bajpai, Scientific Officer at BARC

          Saket Saurav, Research Engineer at IIITDM Jabalpur

About

Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Jupyter Notebook 83.4%
  • Verilog 14.3%
  • Python 2.0%
  • Other 0.3%