Visual Verilog

Project to generate block diagrams based on [system] verilog code.

Phase 1: Parse verilog and system verilog into database Phase 2: Generate visio diagrams from database

Constraints:

1. Each Verilog file must have only 1 module defined in it.