forked from andreafioraldi/IDAngr
-
Notifications
You must be signed in to change notification settings - Fork 0
/
idangr.py
executable file
·170 lines (149 loc) · 5.94 KB
/
idangr.py
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
from mem import SimSymbolicIdaMemory
import angr
import idaapi
import idc
import claripy
print
print "########### IDAngr ###########"
print " usage: sm = StateManager()"
print
print " >> creating angr project..."
project = angr.Project(idaapi.get_input_file_path(), load_options={"auto_load_libs":False})
print " >> done."
def StateShot():
global project
idc.RefreshDebuggerMemory()
mem = SimSymbolicIdaMemory(memory_backer=project.loader.memory, permissions_backer=None, memory_id="mem")
state = project.factory.blank_state(plugins={"memory": mem})
for reg in sorted(project.arch.registers, key=lambda x: project.arch.registers.get(x)[1]):
if reg in ("sp", "bp", "ip"):
continue
try:
setattr(state.regs, reg, idc.GetRegValue(reg))
#print reg, hex(idc.GetRegValue(reg))
except:
#print "fail to set register", reg
pass
return state
class SimbolicsSet(object):
def __init__(self):
self.symbolics = {}
def add(self, key, size=None):
'''
key: memory address(int) or register name(str)
size: size of object in bytes
'''
if key in project.arch.registers:
if size == None:
size = project.arch.registers[key][1]
size *= 8
s = claripy.BVS("idangr_reg_" + str(key), size)
self.symbolics[key] = (s, size)
elif type(key) == int or type(key) == long:
if size == None:
size = project.arch.bits
else:
size *= 8
s = claripy.BVS("idangr_mem_" + hex(key), size)
self.symbolics[key] = (s, size)
elif type(key) == claripy.ast.bv.BV:
key = self.state.solver.eval(key, cast_to=int)
self.sim(key, size)
else:
raise ValueError("key must be a register name or a memory address, not %s" % str(type(key)))
def remove(self, key):
if type(key) == claripy.ast.bv.BV:
key = self.state.solver.eval(key, cast_to=int)
del self.symbolics[key]
def regs(self):
for key in self.symbolics:
if type(key) == str:
yield key
def mems(self):
for key in self.symbolics:
if type(key) != str:
yield (key, self.symbolics[key][1])
class StateManager(object):
def __init__(self, state=None):
self.state = StateShot() if state is None else state
self.symbolics = {}
def sim(self, key, size=None):
'''
key: memory address(int) or register name(str)
size: size of object in bytes
'''
if key in project.arch.registers:
if size == None:
size = project.arch.registers[key][1]
size *= 8
s = claripy.BVS("idangr_reg_" + str(key), size)
setattr(self.state.regs, key, s)
self.symbolics[key] = (s, size)
elif type(key) == int or type(key) == long:
if size == None:
size = project.arch.bits
else:
size *= 8
s = claripy.BVS("idangr_mem_" + hex(key), size)
self.state.memory.store(key, s)
self.symbolics[key] = (s, size)
elif type(key) == claripy.ast.bv.BV:
key = self.state.solver.eval(key, cast_to=int)
self.sim(key, size)
else:
raise ValueError("key must be a register name or a memory address, not %s" % str(type(key)))
def sim_from_set(self, simset):
for key in simset.symbolics:
if key in project.arch.registers:
setattr(self.state.regs, key, simset.symbolics[key][0])
else:
self.state.memory.store(key, simset.symbolics[key][0])
def __getitem__(self, key):
if key in project.arch.registers:
return getattr(self.state.regs, key)
elif type(key) == int or type(key) == long:
return self.state.mem[key]
elif type(key) == claripy.ast.bv.BV:
return self.state.mem[key]
else:
raise ValueError("key must be a register name or a memory address")
def __setitem__(self, key, value):
if key in project.arch.registers:
setattr(self.state.regs, key, value)
elif type(key) == int or type(key) == long or type(key) == claripy.ast.bv.BV:
self.state.memory[key] = value
else:
raise ValueError("key must be a register name or a memory address")
def simulation_manager(self):
return project.factory.simulation_manager(self.state)
def to_dbg(self, found_state):
if type(found_state) == StateManager:
return self.to_dbg(found_state.state)
for key in self.symbolics:
try:
if key in project.arch.registers:
r = found_state.solver.eval(self.symbolics[key][0], cast_to=int)
idc.SetRegValue(r, key)
else:
r = found_state.solver.eval(self.symbolics[key][0], cast_to=str)
for i in xrange(len(r)):
idc.PatchByte(key + i, ord(r[i]))
except Exception as ee:
print " >> failed to write %s to debugger" % key
#print ee
def concretize(self, found_state):
if type(found_state) == StateManager:
return self.concretize(found_state.state)
ret = {}
for key in self.symbolics:
try:
if key in project.arch.registers:
r = found_state.solver.eval(self.symbolics[key][0], cast_to=int)
ret[key] = r
else:
r = found_state.solver.eval(self.symbolics[key][0], cast_to=str)
ret[key] = r
except Exception as ee:
print " >> failed to concretize %s" % key
#print ee
return ret