rcjobson1/FPU
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
FPU Notes --------- Using this open source FPU for a research Project. 1) The FPU will never generate a SNAN output 1a) The SNAN output is asserted when one of the operands was a signaling NAN (output will be a quiet NAN). 1b) The QNAN output is asserted whenever the OUTPUT of the FPU is NAN (always a quiet NAN). FPU === The FPU consists of the following files: verilog/fpu.v verilog/pre_norm.v verilog/primitives.v verilog/post_norm.v verilog/except.v", verilog/pre_norm_fmul.v (fpu.v is the top level) The testbench is in: test_bench/test_top.v To simulate the FPU using the included test bench use a comand like: verilog test_bench/test_top.v \ verilog/fpu.v \ verilog/pre_norm.v \ verilog/primitives.v \ verilog/post_norm.v \ verilog/except.v \ verilog/pre_norm_fmul.v FCMP ==== The FP compare consists of fcmp/verilog/fcmp.v The testbench for FP compare is in: fcmp/test_bench/test_top.v To simulate the FP compare using the included test bench use a comand like: verilog fcmp/test_bench/test_top.v \ fcmp/verilog/fcmp.v MISC ==== Do not change the directory structure, the testbench depends on it ! Please also read the README file in the test_vectors directory.
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published