def main():
optparser = OptionParser()
optparser.add_option("-o","--output",dest="outputfile",
default="out.v",help="Output File name, Default=out.v")
(options, args) = optparser.parse_args()
onchipmemorylist = []
offchipmemorylist = []
memoryspacelist = []
interfacelist = []
onchipmemorylist.append( OnchipMemoryDefinition('BRAM', 16*1024) )
offchipmemorylist.append( OffchipMemoryDefinition('DRAM', 128*1024*1024, 256, 32) )
interfacelist.append( InterfaceDefinition('CoreInst0', 'MCore', 'NodeMemory0',
mode='read', priority=0, mask=False) )
interfacelist.append( InterfaceDefinition('CoreData0', 'MCore', 'NodeMemory0',
mode='readwrite', priority=1, mask=True) )
interfacelist.append( InterfaceDefinition('DMARead0', 'MCore', 'NodeMemory0',
mode='read', priority=2, mask=False) )
interfacelist.append( InterfaceDefinition('DMAWrite0', 'MCore', 'NodeMemory0',
mode='write', priority=3, mask=False) )
memoryspacelist.append( MemorySpaceDefinition('NodeMemory0', size=32*1024, datawidth=32, memtype='cache',
cache_way=1, cache_linewidth=256) )
domainlist = get_domains(interfacelist, (), ())
module = AbstractMemoryGenerator(onchipmemorylist, offchipmemorylist,
memoryspacelist, interfacelist, domainlist)
moduledef = module.create()
f = open(options.outputfile, 'w')
f.write(moduledef)
f.close()
def main():
optparser = OptionParser()
optparser.add_option("-o","--output",dest="outputfile",
default="out.v",help="Output File name, Default=out.v")
(options, args) = optparser.parse_args()
outchannellist = []
inchannellist = []
outchannellist.append( OutChannelDefinition('NorthOut', 'MCore', 0, 32) )
inchannellist.append( InChannelDefinition('NorthIn', 'MCore', 0, 32) )
domainlist = get_domains((), outchannellist, inchannellist)
gen = AbstractChannelGenerator()
code = gen.create(domainlist)
f = open(options.outputfile, 'w')
f.write(code)
f.close()
def build(self, configs, memory_configs, filelist, topmodule,
include=None, define=None, memimg=None, usertest=None):
if configs['single_clock'] and (configs['hperiod_ulogic'] != configs['hperiod_axi']):
raise ValueError("All clock periods should be same in single clock mode.")
# default values
ext_burstlength = 256 if configs['if_type'] == 'axi' else 256
converter = RtlConverter(filelist,
topmodule=topmodule, include=include, define=define)
ast = converter.generate()
top_parameters = converter.getTopParameters()
top_ioports = converter.getTopIOPorts()
memoryspacelist, interfacelist, outchannellist, inchannellist = converter.getResourceDefinitions()
domains = get_domains(interfacelist, outchannellist, inchannellist)
if len(domains) > 1:
raise ValueError("Using multiple domains is not supported currently.")
# Drive Signal Insertion
inserter = DriveInserter(configs['drive'])
drive_ast = inserter.generate(ast)
asttocode = ASTCodeGenerator()
userlogic_code = asttocode.visit(drive_ast)
# Syrup memory
resourcelist = readResourceDefinitions(memory_configs)
onchipmemorylist = []
offchipmemorylist = []
for resource in resourcelist:
if isinstance(resource, OnchipMemoryDefinition):
onchipmemorylist.append(resource)
elif isinstance(resource, OffchipMemoryDefinition):
offchipmemorylist.append(resource)
elif isinstance(resource, MemorySpaceDefinition):
raise TypeError("Can not accept External Memory Space Definitions.")
elif isinstance(resource, InterfaceDefinition):
raise TypeError("Can not accept External Interface Definitions.")
else:
raise NameError('Wrong Definition Format')
if not offchipmemorylist:
raise ValueError("Off-chip Memory Definition not found")
if not onchipmemorylist:
raise ValueError("On-chip Memory Definition not found")
ext_addrwidth = offchipmemorylist[0].addrlen
ext_datawidth = offchipmemorylist[0].datawidth
memorygen = AbstractMemoryGenerator(onchipmemorylist, offchipmemorylist,
memoryspacelist, interfacelist, domains)
memory_code = memorygen.create()
channelgen = AbstractChannelGenerator()
channel_code = channelgen.create(domains)
# top module
asttocode = ASTCodeGenerator()
def_top_parameters = []
def_top_localparams = []
def_top_ioports = []
name_top_ioports = []
for p in top_parameters.values():
r = asttocode.visit(p)
if r.count('localparam'):
def_top_localparams.append( r )
else:
def_top_parameters.append( r.replace(';', ',') )
for pk, pv in top_ioports.items():
new_pv = vast.Ioport(pv, vast.Wire(pv.name, pv.width, pv.signed))
def_top_ioports.append( asttocode.visit(new_pv) )
name_top_ioports.append( pk )
node_template_file = ('node_axi.txt' if configs['if_type'] == 'axi' else
#'node_avalon.txt' if configs['if_type'] == 'avalon' else
#'node_wishborn.txt' if configs['if_type'] == 'wishborn' else
'node_general.txt')
node_code = self.render(node_template_file,
topmodule, domains,
def_top_parameters, def_top_localparams, def_top_ioports, name_top_ioports,
ext_addrwidth=ext_addrwidth,
ext_datawidth=ext_datawidth,
ext_burstlength=ext_burstlength,
drive_name=configs['drive'],
single_clock=configs['single_clock'])
# finalize
entire_code = []
entire_code.append(node_code)
entire_code.append(userlogic_code)
entire_code.append(memory_code)
entire_code.append(channel_code)
if configs['if_type'] == 'axi':
entire_code.append(open(TEMPLATE_DIR+'axi_master_interface.v', 'r').read())
code = ''.join(entire_code)
# write to file, without AXI interfaces
if configs['if_type'] == 'general':
f = open(configs['output'], 'w')
f.write(code)
f.close()
return
if configs['if_type'] != 'axi':
raise ValueError("Interface type '%s' is not supported." % configs['if_type'])
# write to files, with AXI interface
def_top_parameters = []
def_top_ioports = []
mpd_parameters = []
mpd_ports = []
for pk, pv in top_parameters.items():
r = asttocode.visit(pv)
def_top_parameters.append( r )
if r.count('localparam'):
continue
_name = pv.name
_value = asttocode.visit( pv.value )
_dt = 'string' if r.count('"') else 'integer'
mpd_parameters.append( (_name, _value, _dt) )
for pk, pv in top_ioports.items():
new_pv = vast.Wire(pv.name, pv.width, pv.signed)
def_top_ioports.append( asttocode.visit(new_pv) )
_name = pv.name
_dir = ('I' if isinstance(pv, vast.Input) else
'O' if isinstance(pv, vast.Output) else
'IO')
_vec = '' if pv.width is None else asttocode.visit(pv.width)
mpd_ports.append( (_name, _dir, _vec) )
# write to files
# with AXI interface, create IPcore dir
ipcore_version = '_v1_00_a'
mpd_version = '_v2_1_0'
dirname = 'syrup_' + topmodule + ipcore_version + '/'
mpdname = 'syrup_' + topmodule + mpd_version + '.mpd'
#muiname = 'syrup_' + topmodule + mpd_version + '.mui'
paoname = 'syrup_' + topmodule + mpd_version + '.pao'
tclname = 'syrup_' + topmodule + mpd_version + '.tcl'
hdlname = 'syrup_' + topmodule + '.v'
testname = 'testbench_' + topmodule + '.v'
memname = 'mem.img'
makefilename = 'Makefile'
copied_memimg = memname if memimg is not None else None
binfile = (True if memimg is not None and memimg.endswith('.bin') else False)
hdlpath = dirname + 'hdl/'
verilogpath = dirname + 'hdl/verilog/'
mpdpath = dirname + 'data/'
#muipath = dirname + 'data/'
paopath = dirname + 'data/'
tclpath = dirname + 'data/'
testpath = dirname + 'test/'
makefilepath = dirname + 'test/'
if not os.path.exists(dirname):
os.mkdir(dirname)
if not os.path.exists(dirname + '/' + 'data'):
os.mkdir(dirname + '/' + 'data')
if not os.path.exists(dirname + '/' + 'doc'):
os.mkdir(dirname + '/' + 'doc')
if not os.path.exists(dirname + '/' + 'hdl'):
os.mkdir(dirname + '/' + 'hdl')
if not os.path.exists(dirname + '/' + 'hdl/verilog'):
os.mkdir(dirname + '/' + 'hdl/verilog')
if not os.path.exists(dirname + '/' + 'test'):
os.mkdir(dirname + '/' + 'test')
# hdl file
f = open(verilogpath+hdlname, 'w')
f.write(code)
f.close()
# mpd file
mpd_template_file = 'mpd.txt'
mpd_code = self.render(mpd_template_file,
topmodule, domains,
def_top_parameters, def_top_localparams, def_top_ioports, name_top_ioports,
ext_addrwidth=ext_addrwidth,
ext_datawidth=ext_datawidth,
ext_burstlength=ext_burstlength,
single_clock=configs['single_clock'],
ipcore_version=ipcore_version,
mpd_ports=mpd_ports, mpd_parameters=mpd_parameters)
f = open(mpdpath+mpdname, 'w')
f.write(mpd_code)
f.close()
# mui file
#mui_template_file = 'mui.txt'
#mui_code = self.render(mui_template_file,
# topmodule, domains,
# def_top_parameters, def_top_localparams,
# def_top_ioports, name_top_ioports,
# ext_addrwidth=ext_addrwidth,
# ext_datawidth=ext_datawidth,
# ext_burstlength=ext_burstlength,
# single_clock=configs['single_clock'],
# mpd_parameters=mpd_parameters)
#f = open(muipath+muiname, 'w')
#f.write(mui_code)
#f.close()
# pao file
pao_template_file = 'pao.txt'
pao_code = self.render(pao_template_file,
topmodule, domains,
def_top_parameters, def_top_localparams, def_top_ioports, name_top_ioports,
ext_addrwidth=ext_addrwidth,
ext_datawidth=ext_datawidth,
ext_burstlength=ext_burstlength,
single_clock=configs['single_clock'],
hdlname=hdlname, ipcore_version=ipcore_version)
f = open(paopath+paoname, 'w')
f.write(pao_code)
f.close()
# tcl file
tcl_code = ''
if not configs['single_clock'] and inchannellist:
tcl_code = open(TEMPLATE_DIR+'tcl.tcl', 'r').read()
f = open(tclpath+tclname, 'w')
f.write(tcl_code)
f.close()
# user test code
usertestcode = None
if usertest is not None:
usertestcode = open(usertest, 'r').read()
# test file
test_template_file = 'testbench.txt'
test_code = self.render(test_template_file,
topmodule, domains,
def_top_parameters, def_top_localparams, def_top_ioports, name_top_ioports,
ext_addrwidth=ext_addrwidth,
ext_datawidth=ext_datawidth,
ext_burstlength=ext_burstlength,
single_clock=configs['single_clock'],
hdlname=hdlname,
memimg=copied_memimg, binfile=binfile,
usertestcode=usertestcode,
simaddrwidth=configs['sim_addrwidth'],
clock_hperiod_userlogic=configs['hperiod_ulogic'],
clock_hperiod_axi=configs['hperiod_axi'])
f = open(testpath+testname, 'w')
f.write(test_code)
f.close()
# memory image for test
if memimg is not None:
f = open(testpath+memname, 'w')
f.write(open(memimg, 'r').read())
f.close()
# makefile file
makefile_template_file = 'Makefile.txt'
makefile_code = self.render(makefile_template_file,
topmodule, domains,
def_top_parameters, def_top_localparams, def_top_ioports, name_top_ioports,
ext_addrwidth=ext_addrwidth,
ext_datawidth=ext_datawidth,
ext_burstlength=ext_burstlength,
single_clock=configs['single_clock'],
testname=testname)
f = open(makefilepath+makefilename, 'w')
f.write(makefile_code)
f.close()
def build(self,
configs,
memory_configs,
filelist,
topmodule,
include=None,
define=None,
memimg=None,
usertest=None):
if configs['single_clock'] and (configs['hperiod_ulogic'] !=
configs['hperiod_axi']):
raise ValueError(
"All clock periods should be same in single clock mode.")
# default values
ext_burstlength = 256 if configs['if_type'] == 'axi' else 256
converter = RtlConverter(filelist,
topmodule=topmodule,
include=include,
define=define)
ast = converter.generate()
top_parameters = converter.getTopParameters()
top_ioports = converter.getTopIOPorts()
memoryspacelist, interfacelist, outchannellist, inchannellist = converter.getResourceDefinitions(
)
domains = get_domains(interfacelist, outchannellist, inchannellist)
if len(domains) > 1:
raise ValueError(
"Using multiple domains is not supported currently.")
# Drive Signal Insertion
inserter = DriveInserter(configs['drive'])
drive_ast = inserter.generate(ast)
asttocode = ASTCodeGenerator()
userlogic_code = asttocode.visit(drive_ast)
# Syrup memory
resourcelist = readResourceDefinitions(memory_configs)
onchipmemorylist = []
offchipmemorylist = []
for resource in resourcelist:
if isinstance(resource, OnchipMemoryDefinition):
onchipmemorylist.append(resource)
elif isinstance(resource, OffchipMemoryDefinition):
offchipmemorylist.append(resource)
elif isinstance(resource, MemorySpaceDefinition):
raise TypeError(
"Can not accept External Memory Space Definitions.")
elif isinstance(resource, InterfaceDefinition):
raise TypeError(
"Can not accept External Interface Definitions.")
else:
raise NameError('Wrong Definition Format')
if not offchipmemorylist:
raise ValueError("Off-chip Memory Definition not found")
if not onchipmemorylist:
raise ValueError("On-chip Memory Definition not found")
ext_addrwidth = offchipmemorylist[0].addrlen
ext_datawidth = offchipmemorylist[0].datawidth
memorygen = AbstractMemoryGenerator(onchipmemorylist,
offchipmemorylist, memoryspacelist,
interfacelist, domains)
memory_code = memorygen.create()
channelgen = AbstractChannelGenerator()
channel_code = channelgen.create(domains)
# top module
asttocode = ASTCodeGenerator()
def_top_parameters = []
def_top_localparams = []
def_top_ioports = []
name_top_ioports = []
for p in top_parameters.values():
r = asttocode.visit(p)
if r.count('localparam'):
def_top_localparams.append(r)
else:
def_top_parameters.append(r.replace(';', ','))
for pk, pv in top_ioports.items():
new_pv = vast.Ioport(pv, vast.Wire(pv.name, pv.width, pv.signed))
def_top_ioports.append(asttocode.visit(new_pv))
name_top_ioports.append(pk)
node_template_file = (
'node_axi.txt' if configs['if_type'] == 'axi' else
#'node_avalon.txt' if configs['if_type'] == 'avalon' else
#'node_wishborn.txt' if configs['if_type'] == 'wishborn' else
'node_general.txt')
node_code = self.render(node_template_file,
topmodule,
domains,
def_top_parameters,
def_top_localparams,
def_top_ioports,
name_top_ioports,
ext_addrwidth=ext_addrwidth,
ext_datawidth=ext_datawidth,
ext_burstlength=ext_burstlength,
drive_name=configs['drive'],
single_clock=configs['single_clock'])
# finalize
entire_code = []
entire_code.append(node_code)
entire_code.append(userlogic_code)
entire_code.append(memory_code)
entire_code.append(channel_code)
if configs['if_type'] == 'axi':
entire_code.append(
open(TEMPLATE_DIR + 'axi_master_interface.v', 'r').read())
code = ''.join(entire_code)
# write to file, without AXI interfaces
if configs['if_type'] == 'general':
f = open(configs['output'], 'w')
f.write(code)
f.close()
return
if configs['if_type'] != 'axi':
raise ValueError("Interface type '%s' is not supported." %
configs['if_type'])
# write to files, with AXI interface
def_top_parameters = []
def_top_ioports = []
mpd_parameters = []
mpd_ports = []
for pk, pv in top_parameters.items():
r = asttocode.visit(pv)
def_top_parameters.append(r)
if r.count('localparam'):
continue
_name = pv.name
_value = asttocode.visit(pv.value)
_dt = 'string' if r.count('"') else 'integer'
mpd_parameters.append((_name, _value, _dt))
for pk, pv in top_ioports.items():
new_pv = vast.Wire(pv.name, pv.width, pv.signed)
def_top_ioports.append(asttocode.visit(new_pv))
_name = pv.name
_dir = ('I' if isinstance(pv, vast.Input) else
'O' if isinstance(pv, vast.Output) else 'IO')
_vec = '' if pv.width is None else asttocode.visit(pv.width)
mpd_ports.append((_name, _dir, _vec))
# write to files
# with AXI interface, create IPcore dir
ipcore_version = '_v1_00_a'
mpd_version = '_v2_1_0'
dirname = 'syrup_' + topmodule + ipcore_version + '/'
mpdname = 'syrup_' + topmodule + mpd_version + '.mpd'
#muiname = 'syrup_' + topmodule + mpd_version + '.mui'
paoname = 'syrup_' + topmodule + mpd_version + '.pao'
tclname = 'syrup_' + topmodule + mpd_version + '.tcl'
hdlname = 'syrup_' + topmodule + '.v'
testname = 'testbench_' + topmodule + '.v'
memname = 'mem.img'
makefilename = 'Makefile'
copied_memimg = memname if memimg is not None else None
binfile = (True if memimg is not None and memimg.endswith('.bin') else
False)
hdlpath = dirname + 'hdl/'
verilogpath = dirname + 'hdl/verilog/'
mpdpath = dirname + 'data/'
#muipath = dirname + 'data/'
paopath = dirname + 'data/'
tclpath = dirname + 'data/'
testpath = dirname + 'test/'
makefilepath = dirname + 'test/'
if not os.path.exists(dirname):
os.mkdir(dirname)
if not os.path.exists(dirname + '/' + 'data'):
os.mkdir(dirname + '/' + 'data')
if not os.path.exists(dirname + '/' + 'doc'):
os.mkdir(dirname + '/' + 'doc')
if not os.path.exists(dirname + '/' + 'hdl'):
os.mkdir(dirname + '/' + 'hdl')
if not os.path.exists(dirname + '/' + 'hdl/verilog'):
os.mkdir(dirname + '/' + 'hdl/verilog')
if not os.path.exists(dirname + '/' + 'test'):
os.mkdir(dirname + '/' + 'test')
# hdl file
f = open(verilogpath + hdlname, 'w')
f.write(code)
f.close()
# mpd file
mpd_template_file = 'mpd.txt'
mpd_code = self.render(mpd_template_file,
topmodule,
domains,
def_top_parameters,
def_top_localparams,
def_top_ioports,
name_top_ioports,
ext_addrwidth=ext_addrwidth,
ext_datawidth=ext_datawidth,
ext_burstlength=ext_burstlength,
single_clock=configs['single_clock'],
ipcore_version=ipcore_version,
mpd_ports=mpd_ports,
mpd_parameters=mpd_parameters)
f = open(mpdpath + mpdname, 'w')
f.write(mpd_code)
f.close()
# mui file
#mui_template_file = 'mui.txt'
#mui_code = self.render(mui_template_file,
# topmodule, domains,
# def_top_parameters, def_top_localparams,
# def_top_ioports, name_top_ioports,
# ext_addrwidth=ext_addrwidth,
# ext_datawidth=ext_datawidth,
# ext_burstlength=ext_burstlength,
# single_clock=configs['single_clock'],
# mpd_parameters=mpd_parameters)
#f = open(muipath+muiname, 'w')
#f.write(mui_code)
#f.close()
# pao file
pao_template_file = 'pao.txt'
pao_code = self.render(pao_template_file,
topmodule,
domains,
def_top_parameters,
def_top_localparams,
def_top_ioports,
name_top_ioports,
ext_addrwidth=ext_addrwidth,
ext_datawidth=ext_datawidth,
ext_burstlength=ext_burstlength,
single_clock=configs['single_clock'],
hdlname=hdlname,
ipcore_version=ipcore_version)
f = open(paopath + paoname, 'w')
f.write(pao_code)
f.close()
# tcl file
tcl_code = ''
if not configs['single_clock'] and inchannellist:
tcl_code = open(TEMPLATE_DIR + 'tcl.tcl', 'r').read()
f = open(tclpath + tclname, 'w')
f.write(tcl_code)
f.close()
# user test code
usertestcode = None
if usertest is not None:
usertestcode = open(usertest, 'r').read()
# test file
test_template_file = 'testbench.txt'
test_code = self.render(
test_template_file,
topmodule,
domains,
def_top_parameters,
def_top_localparams,
def_top_ioports,
name_top_ioports,
ext_addrwidth=ext_addrwidth,
ext_datawidth=ext_datawidth,
ext_burstlength=ext_burstlength,
single_clock=configs['single_clock'],
hdlname=hdlname,
memimg=copied_memimg,
binfile=binfile,
usertestcode=usertestcode,
simaddrwidth=configs['sim_addrwidth'],
clock_hperiod_userlogic=configs['hperiod_ulogic'],
clock_hperiod_axi=configs['hperiod_axi'])
f = open(testpath + testname, 'w')
f.write(test_code)
f.close()
# memory image for test
if memimg is not None:
f = open(testpath + memname, 'w')
f.write(open(memimg, 'r').read())
f.close()
# makefile file
makefile_template_file = 'Makefile.txt'
makefile_code = self.render(makefile_template_file,
topmodule,
domains,
def_top_parameters,
def_top_localparams,
def_top_ioports,
name_top_ioports,
ext_addrwidth=ext_addrwidth,
ext_datawidth=ext_datawidth,
ext_burstlength=ext_burstlength,
single_clock=configs['single_clock'],
testname=testname)
f = open(makefilepath + makefilename, 'w')
f.write(makefile_code)
f.close()
def main():
optparser = OptionParser()
optparser.add_option("-o",
"--output",
dest="outputfile",
default="out.v",
help="Output File name, Default=out.v")
(options, args) = optparser.parse_args()
onchipmemorylist = []
offchipmemorylist = []
memoryspacelist = []
interfacelist = []
onchipmemorylist.append(OnchipMemoryDefinition('BRAM', 16 * 1024))
offchipmemorylist.append(
OffchipMemoryDefinition('DRAM', 128 * 1024 * 1024, 256, 32))
interfacelist.append(
InterfaceDefinition('CoreInst0',
'MCore',
'NodeMemory0',
mode='read',
priority=0,
mask=False))
interfacelist.append(
InterfaceDefinition('CoreData0',
'MCore',
'NodeMemory0',
mode='readwrite',
priority=1,
mask=True))
interfacelist.append(
InterfaceDefinition('DMARead0',
'MCore',
'NodeMemory0',
mode='read',
priority=2,
mask=False))
interfacelist.append(
InterfaceDefinition('DMAWrite0',
'MCore',
'NodeMemory0',
mode='write',
priority=3,
mask=False))
memoryspacelist.append(
MemorySpaceDefinition('NodeMemory0',
size=32 * 1024,
datawidth=32,
memtype='cache',
cache_way=1,
cache_linewidth=256))
domainlist = get_domains(interfacelist, (), ())
module = AbstractMemoryGenerator(onchipmemorylist, offchipmemorylist,
memoryspacelist, interfacelist,
domainlist)
moduledef = module.create()
f = open(options.outputfile, 'w')
f.write(moduledef)
f.close()
