Python FSConfig, build Exemples

Exemple #1

Fichier : x86_generic.py Projet : prodromou87/gem5

    def create_system(self):
        mdesc = SysConfig(disk="linux-x86.img")
        system = FSConfig.makeLinuxX86System(self.mem_mode, numCPUs=self.num_cpus, mdesc=mdesc)
        system.kernel = FSConfig.binary("x86_64-vmlinux-2.6.22.9")

        self.init_system(system)
        return system

Exemple #2

    def create_system(self):
        mdesc = SysConfig(disk = 'linux-x86.img')
        system = FSConfig.makeLinuxX86System(self.mem_mode,
                                             numCPUs=self.num_cpus,
                                             mdesc=mdesc)
        system.kernel = FSConfig.binary('x86_64-vmlinux-2.6.22.9')

        self.init_system(system)
        return system

Exemple #3

Fichier : x86_generic.py Projet : hoho20000000/gem5-fy

    def create_system(self):
        mdesc = SysConfig(disk = 'linux-x86.img')
        system = FSConfig.makeLinuxX86System(self.mem_mode,
                                             numCPUs=self.num_cpus,
                                             mdesc=mdesc)

        self.init_system(system)
        return system

Exemple #4

Fichier : arm_generic.py Projet : souravsanyal06/gem5

    def create_system(self):
        system = FSConfig.makeArmSystem(self.mem_mode, self.machine_type,
                                        SimpleDDR3, None, False)

        # We typically want the simulator to panic if the kernel
        # panics or oopses. This prevents the simulator from running
        # an obviously failed test case until the end of time.
        system.panic_on_panic = True
        system.panic_on_oops = True

        self.init_system(system)
        return system

Exemple #5

Fichier : arm_generic.py Projet : HariKishan8/GEM5_STTRAM

    def create_system(self):
        system = FSConfig.makeArmSystem(self.mem_mode,
                                        self.machine_type, None, False)

        # We typically want the simulator to panic if the kernel
        # panics or oopses. This prevents the simulator from running
        # an obviously failed test case until the end of time.
        system.panic_on_panic = True
        system.panic_on_oops = True

        self.init_system(system)
        return system

Exemple #6

Fichier : tsunami-simple-timing-dual.py Projet : koparasy/faultinjection-gem5

class IOCache(BaseCache):
    assoc = 8
    block_size = 64
    latency = "50ns"
    mshrs = 20
    size = "1kB"
    tgts_per_mshr = 12
    addr_range = AddrRange(0, size="8GB")
    forward_snoops = False
    is_top_level = True


# cpu
cpus = [TimingSimpleCPU(cpu_id=i) for i in xrange(2)]
# the system
system = FSConfig.makeLinuxAlphaSystem("timing")
system.bridge.filter_ranges_a = [AddrRange(0, Addr.max)]
system.bridge.filter_ranges_b = [AddrRange(0, size="8GB")]
system.iocache = IOCache()
system.iocache.cpu_side = system.iobus.port
system.iocache.mem_side = system.membus.port

system.cpu = cpus
# create the l1/l2 bus
system.toL2Bus = Bus()

# connect up the l2 cache
system.l2c = L2(size="4MB", assoc=8)
system.l2c.cpu_side = system.toL2Bus.port
system.l2c.mem_side = system.membus.port
system.l2c.num_cpus = 2

Exemple #7

Fichier : realview-simple-atomic-dual.py Projet : hoangt/gem5_neural_branch_predictor

class IOCache(BaseCache):
    assoc = 8
    block_size = 64
    hit_latency = '50ns'
    response_latency = '50ns'
    mshrs = 20
    size = '1kB'
    tgts_per_mshr = 12
    addr_ranges = [AddrRange(0, size='256MB')]
    forward_snoops = False


#cpu
cpus = [AtomicSimpleCPU(cpu_id=i) for i in xrange(2)]
#the system
system = FSConfig.makeArmSystem('atomic', "RealView_PBX", None, False)
system.iocache = IOCache()
system.iocache.cpu_side = system.iobus.master
system.iocache.mem_side = system.membus.slave

system.cpu = cpus
#create the l1/l2 bus
system.toL2Bus = CoherentBus()

#connect up the l2 cache
system.l2c = L2(size='4MB', assoc=8)
system.l2c.cpu_side = system.toL2Bus.master
system.l2c.mem_side = system.membus.slave

#connect up the cpu and l1s
for c in cpus:

Exemple #8

# Authors: Steve Reinhardt

import m5
from m5.objects import *

m5.util.addToPath('../configs/common')
import FSConfig
from Caches import *

#cpu
cpu = InOrderCPU(cpu_id=0)
cpu.stageWidth = 4
cpu.fetchBuffSize = 1

#the system
system = FSConfig.makeLinuxAlphaSystem('timing')

system.cpu = cpu

#create the iocache
system.iocache = IOCache(clock='1GHz', addr_ranges=[AddrRange('8GB')])
system.iocache.cpu_side = system.iobus.master
system.iocache.mem_side = system.membus.slave

#connect up the cpu and caches
cpu.addTwoLevelCacheHierarchy(L1(size='32kB', assoc=1), L1(size='32kB',
                                                           assoc=4),
                              L2(size='4MB', assoc=8))
# create the interrupt controller
cpu.createInterruptController()
# connect cpu and caches to the rest of the system

Exemple #9

Fichier : pc-simple-timing.py Projet : hoangt/gem5v

import m5
from m5.objects import *

m5.util.addToPath("../configs/common")
from Benchmarks import SysConfig
import FSConfig
from Caches import *

mem_size = "128MB"

# cpu
cpu = TimingSimpleCPU(cpu_id=0)
# the system
mdesc = SysConfig(disk="linux-x86.img")
system = FSConfig.makeLinuxX86System("timing", mdesc=mdesc)
system.kernel = FSConfig.binary("x86_64-vmlinux-2.6.22.9")

system.cpu = cpu

# create the iocache
system.iocache = IOCache(clock="1GHz", addr_ranges=[AddrRange(mem_size)])
system.iocache.cpu_side = system.iobus.master
system.iocache.mem_side = system.membus.slave

# connect up the cpu and caches
cpu.addTwoLevelCacheHierarchy(
    L1(size="32kB", assoc=1),
    L1(size="32kB", assoc=4),
    L2(size="4MB", assoc=8),
    PageTableWalkerCache(),

Exemple #10

Fichier : realview-o3.py Projet : aferr/TemporalPartitioningMemCtl

# I/O Cache
# ---------------------
class IOCache(BaseCache):
    assoc = 8
    block_size = 64
    latency = '50ns'
    mshrs = 20
    size = '1kB'
    tgts_per_mshr = 12
    addr_ranges = [AddrRange(0, size='256MB')]
    forward_snoops = False

#cpu
cpu = DerivO3CPU(cpu_id=0)
#the system
system = FSConfig.makeArmSystem('timing', "RealView_PBX", None, False)

system.cpu = cpu
#create the l1/l2 bus
system.toL2Bus = CoherentBus()
system.iocache = IOCache()
system.iocache.cpu_side = system.iobus.master
system.iocache.mem_side = system.membus.slave


#connect up the l2 cache
system.l2c = L2(size='4MB', assoc=8)
system.l2c.cpu_side = system.toL2Bus.master
system.l2c.mem_side = system.membus.slave

#connect up the cpu and l1s

Exemple #11

Fichier : t1000-simple-atomic.py Projet : BIT-SYS/gem5-spm-module

# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: Ali Saidi

import m5
from m5.objects import *
m5.util.addToPath('../configs/common')
import FSConfig

system = FSConfig.makeSparcSystem('atomic')
system.voltage_domain = VoltageDomain()
system.clk_domain = SrcClockDomain(clock = '1GHz',
                                   voltage_domain = system.voltage_domain)
system.cpu_clk_domain = SrcClockDomain(clock = '1GHz',
                                       voltage_domain = system.voltage_domain)
cpu = AtomicSimpleCPU(cpu_id=0, clk_domain = system.cpu_clk_domain)
system.cpu = cpu
# create the interrupt controller
cpu.createInterruptController()
cpu.connectAllPorts(system.membus)

# create the memory controllers and connect them, stick with
# the physmem name to avoid bumping all the reference stats
system.physmem = [SimpleMemory(range = r)
                  for r in system.mem_ranges]

Exemple #12

Fichier : alpha_generic.py Projet : eepalms/gem5-newcache

 def create_system(self):
     system = FSConfig.makeLinuxAlphaSystem(self.mem_mode, DDR3_1600_x64)
     self.init_system(system)
     return system

Exemple #13

Fichier : t1000-simple-atomic.py Projet : souravsanyal06/gem5

#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: Ali Saidi

import m5
from m5.objects import *
m5.util.addToPath('../configs/common')
import FSConfig

cpu = AtomicSimpleCPU(cpu_id=0)
system = FSConfig.makeSparcSystem('atomic', SimpleDDR3)
system.cpu = cpu
# create the interrupt controller
cpu.createInterruptController()
cpu.connectAllPorts(system.membus)

root = Root(full_system=True, system=system)

m5.ticks.setGlobalFrequency('2GHz')

Exemple #14

Fichier : t1000-simple-atomic.py Projet : kongziyun/RPCache

# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: Ali Saidi

import m5
from m5.objects import *

m5.util.addToPath("../configs/common")
import FSConfig

system = FSConfig.makeSparcSystem("atomic", SimpleMemory)
system.clk_domain = SrcClockDomain(clock="1GHz")
system.cpu_clk_domain = SrcClockDomain(clock="1GHz")
cpu = AtomicSimpleCPU(cpu_id=0, clk_domain=system.cpu_clk_domain)
system.cpu = cpu
# create the interrupt controller
cpu.createInterruptController()
cpu.connectAllPorts(system.membus)

root = Root(full_system=True, system=system)

m5.ticks.setGlobalFrequency("2GHz")

Exemple #15

Fichier : alpha_generic.py Projet : souravsanyal06/gem5

 def create_system(self):
     system = FSConfig.makeLinuxAlphaSystem(self.mem_mode, SimpleDDR3)
     self.init_system(system)
     return system

Exemple #16

Fichier : tsunami-simple-atomic.py Projet : hoangt/gem5v

# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: Steve Reinhardt

import m5
from m5.objects import *

m5.util.addToPath("../configs/common")
import FSConfig
from Caches import *

# cpu
cpu = AtomicSimpleCPU(cpu_id=0)
# the system
system = FSConfig.makeLinuxAlphaSystem("atomic")

system.cpu = cpu

# create the iocache
system.iocache = IOCache(clock="1GHz", addr_ranges=[AddrRange("8GB")])
system.iocache.cpu_side = system.iobus.master
system.iocache.mem_side = system.membus.slave

# connect up the cpu and caches
cpu.addTwoLevelCacheHierarchy(L1(size="32kB", assoc=1), L1(size="32kB", assoc=4), L2(size="4MB", assoc=8))
# create the interrupt controller
cpu.createInterruptController()
# connect cpu and caches to the rest of the system
cpu.connectAllPorts(system.membus)
# set the cpu clock along with the caches and l1-l2 bus

Exemple #17

Fichier : t1000-simple-atomic.py Projet : Tongxins/gem5-newcache

# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: Ali Saidi

import m5
from m5.objects import *
m5.util.addToPath('../configs/common')
import FSConfig

system = FSConfig.makeSparcSystem('atomic', SimpleMemory)
system.clk_domain = SrcClockDomain(clock = '1GHz')
system.cpu_clk_domain = SrcClockDomain(clock = '1GHz')
cpu = AtomicSimpleCPU(cpu_id=0, clk_domain = system.cpu_clk_domain)
system.cpu = cpu
# create the interrupt controller
cpu.createInterruptController()
cpu.connectAllPorts(system.membus)

root = Root(full_system=True, system=system)

m5.ticks.setGlobalFrequency('2GHz')

Exemple #18

Fichier : arm_generic.py Projet : nclaes/PRiMEncl

 def create_system(self):
     system = FSConfig.makeArmSystem(self.mem_mode,
                                     self.machine_type,
                                     None, False)
     self.init_system(system)
     return system

Exemple #19

Fichier : tsunami-simple-atomic-dual.py Projet : liangwang/m5

# ---------------------
class IOCache(BaseCache):
    assoc = 8
    block_size = 64
    latency = '50ns'
    mshrs = 20
    size = '1kB'
    tgts_per_mshr = 12
    addr_range = AddrRange(0, size='8GB')
    forward_snoops = False


#cpu
cpus = [AtomicSimpleCPU(cpu_id=i) for i in xrange(2)]
#the system
system = FSConfig.makeLinuxAlphaSystem('atomic')
system.bridge.filter_ranges_a = [AddrRange(0, Addr.max)]
system.bridge.filter_ranges_b = [AddrRange(0, size='8GB')]
system.iocache = IOCache()
system.iocache.cpu_side = system.iobus.port
system.iocache.mem_side = system.membus.port

system.cpu = cpus
#create the l1/l2 bus
system.toL2Bus = Bus()

#connect up the l2 cache
system.l2c = L2(size='4MB', assoc=8)
system.l2c.cpu_side = system.toL2Bus.port
system.l2c.mem_side = system.membus.port
system.l2c.num_cpus = 2

Exemple #20

Fichier : t1000-simple-atomic.py Projet : abadp/tpzsimul.gem5

# OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
# LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
# DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
# THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# Authors: Ali Saidi

import m5
from m5.objects import *
m5.util.addToPath('../configs/common')
import FSConfig

system = FSConfig.makeSparcSystem('atomic')
system.voltage_domain = VoltageDomain()
system.clk_domain = SrcClockDomain(clock='1GHz',
                                   voltage_domain=system.voltage_domain)
system.cpu_clk_domain = SrcClockDomain(clock='1GHz',
                                       voltage_domain=system.voltage_domain)
cpu = AtomicSimpleCPU(cpu_id=0, clk_domain=system.cpu_clk_domain)
system.cpu = cpu
# create the interrupt controller
cpu.createInterruptController()
cpu.connectAllPorts(system.membus)

# create the memory controllers and connect them, stick with
# the physmem name to avoid bumping all the reference stats
system.physmem = [SimpleMemory(range=r) for r in system.mem_ranges]
for i in xrange(len(system.physmem)):

Exemple #21

class IOCache(BaseCache):
    assoc = 8
    block_size = 64
    hit_latency = '50ns'
    response_latency = '50ns'
    mshrs = 20
    size = '1kB'
    tgts_per_mshr = 12
    addr_ranges = [AddrRange(0, size='256MB')]
    forward_snoops = False


#cpu
cpu = TimingSimpleCPU(cpu_id=0)
#the system
system = FSConfig.makeArmSystem('timing', "RealView_PBX", None, False)

system.cpu = cpu
#create the l1/l2 bus
system.toL2Bus = CoherentBus()
system.iocache = IOCache()
system.iocache.cpu_side = system.iobus.master
system.iocache.mem_side = system.membus.slave

#connect up the l2 cache
system.l2c = L2(size='4MB', assoc=8)
system.l2c.cpu_side = system.toL2Bus.master
system.l2c.mem_side = system.membus.slave

#connect up the cpu and l1s
cpu.addPrivateSplitL1Caches(L1(size='32kB', assoc=1), L1(size='32kB', assoc=4))

Exemple #22

Fichier : realview-simple-atomic-dual.py Projet : nvgreensocs/gem5-systemc-armmodel

# I/O Cache
# ---------------------
class IOCache(BaseCache):
    assoc = 8
    block_size = 64
    latency = '50ns'
    mshrs = 20
    size = '1kB'
    tgts_per_mshr = 12
    addr_range=AddrRange(0, size='256MB')
    forward_snoops = False

#cpu
cpus = [AtomicSimpleCPU(cpu_id=i) for i in xrange(2) ]
#the system
system = FSConfig.makeArmSystem('atomic', "RealView_PBX", None, False)
system.bridge.filter_ranges_a=[AddrRange(0, Addr.max)]
system.bridge.filter_ranges_b=[AddrRange(0, size='256MB')]
system.iocache = IOCache()
system.iocache.cpu_side = system.iobus.port
system.iocache.mem_side = system.membus.port

system.cpu = cpus
#create the l1/l2 bus
system.toL2Bus = Bus()

#connect up the l2 cache
system.l2c = L2(size='4MB', assoc=8)
system.l2c.cpu_side = system.toL2Bus.port
system.l2c.mem_side = system.membus.port
system.l2c.num_cpus = 2

Exemple #23

Fichier : pc-simple-timing-ruby.py Projet : EmilyBragg/mcpat-gem5

Ruby.define_options(parser)
(options, args) = parser.parse_args()

# Set the default cache size and associativity to be very small to encourage
# races between requests and writebacks.
options.l1d_size="32kB"
options.l1i_size="32kB"
options.l2_size="4MB"
options.l1d_assoc=2
options.l1i_assoc=2
options.l2_assoc=2
options.num_cpus = 2

#the system
mdesc = SysConfig(disk = 'linux-x86.img')
system = FSConfig.makeLinuxX86System('timing', options.num_cpus,
                                     mdesc=mdesc, Ruby=True)
# Dummy voltage domain for all our clock domains
system.voltage_domain = VoltageDomain(voltage = options.sys_voltage)

system.kernel = FSConfig.binary('x86_64-vmlinux-2.6.22.9.smp')
system.clk_domain = SrcClockDomain(clock = '1GHz',
                                   voltage_domain = system.voltage_domain)
system.cpu_clk_domain = SrcClockDomain(clock = '2GHz',
                                       voltage_domain = system.voltage_domain)
system.cpu = [TimingSimpleCPU(cpu_id=i, clk_domain = system.cpu_clk_domain)
              for i in xrange(options.num_cpus)]

Ruby.create_system(options, system, system.iobus, system._dma_ports)

# Create a seperate clock domain for Ruby
system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock,

Exemple #24

Fichier : pc-simple-timing-ruby.py Projet : nclaes/PRiMEncl

Ruby.define_options(parser)
(options, args) = parser.parse_args()

# Set the default cache size and associativity to be very small to encourage
# races between requests and writebacks.
options.l1d_size="32kB"
options.l1i_size="32kB"
options.l2_size="4MB"
options.l1d_assoc=2
options.l1i_assoc=2
options.l2_assoc=2
options.num_cpus = 2

#the system
mdesc = SysConfig(disk = 'linux-x86.img')
system = FSConfig.makeLinuxX86System('timing', options.num_cpus,
                                     mdesc=mdesc, Ruby=True)
system.kernel = FSConfig.binary('x86_64-vmlinux-2.6.22.9.smp')
system.cpu = [TimingSimpleCPU(cpu_id=i) for i in xrange(options.num_cpus)]
Ruby.create_system(options, system, system.piobus, system._dma_ports)

for (i, cpu) in enumerate(system.cpu):
    # create the interrupt controller
    cpu.createInterruptController()
    # Tie the cpu ports to the correct ruby system ports
    cpu.icache_port = system.ruby._cpu_ruby_ports[i].slave
    cpu.dcache_port = system.ruby._cpu_ruby_ports[i].slave
    cpu.itb.walker.port = system.ruby._cpu_ruby_ports[i].slave
    cpu.dtb.walker.port = system.ruby._cpu_ruby_ports[i].slave
    cpu.interrupts.pio = system.piobus.master
    cpu.interrupts.int_master = system.piobus.slave
    cpu.interrupts.int_slave = system.piobus.master

Exemple #25

Fichier : tsunami-inorder.py Projet : nvgreensocs/gem5-systemc-armmodel

    block_size = 64
    latency = '50ns'
    mshrs = 20
    size = '1kB'
    tgts_per_mshr = 12
    addr_range=AddrRange(0, size='8GB')
    forward_snoops = False
    is_top_level = True

#cpu
cpu = InOrderCPU(cpu_id=0)
cpu.stageWidth = 4
cpu.fetchBuffSize = 1

#the system
system = FSConfig.makeLinuxAlphaSystem('timing')

system.cpu = cpu
#create the l1/l2 bus
system.toL2Bus = Bus()
system.bridge.filter_ranges_a=[AddrRange(0, Addr.max)]
system.bridge.filter_ranges_b=[AddrRange(0, size='8GB')]
system.iocache = IOCache()
system.iocache.cpu_side = system.iobus.port
system.iocache.mem_side = system.membus.port


#connect up the l2 cache
system.l2c = L2(size='4MB', assoc=8)
system.l2c.cpu_side = system.toL2Bus.port
system.l2c.mem_side = system.membus.port

Exemple #26

Fichier : tsunami-simple-atomic-dual.py Projet : koparasy/faultinjection-gem5

# ---------------------
class IOCache(BaseCache):
    assoc = 8
    block_size = 64
    latency = '50ns'
    mshrs = 20
    size = '1kB'
    tgts_per_mshr = 12
    addr_range=AddrRange(0, size='8GB')
    forward_snoops = False
    is_top_level = True

#cpu
cpus = [ AtomicSimpleCPU(cpu_id=i) for i in xrange(2) ]
#the system
system = FSConfig.makeLinuxAlphaSystem('atomic')
system.bridge.filter_ranges_a=[AddrRange(0, Addr.max)]
system.bridge.filter_ranges_b=[AddrRange(0, size='8GB')]
system.iocache = IOCache()
system.iocache.cpu_side = system.iobus.port
system.iocache.mem_side = system.membus.port

system.cpu = cpus
#create the l1/l2 bus
system.toL2Bus = Bus()

#connect up the l2 cache
system.l2c = L2(size='4MB', assoc=8)
system.l2c.cpu_side = system.toL2Bus.port
system.l2c.mem_side = system.membus.port
system.l2c.num_cpus = 2

Exemple #27

Fichier : pc-simple-atomic.py Projet : vvangmj/gem5v

# Authors: Steve Reinhardt

import m5
from m5.objects import *
m5.util.addToPath('../configs/common')
from Benchmarks import SysConfig
import FSConfig
from Caches import *

mem_size = '128MB'

#cpu
cpu = AtomicSimpleCPU(cpu_id=0)
#the system
mdesc = SysConfig(disk = 'linux-x86.img')
system = FSConfig.makeLinuxX86System('atomic', mdesc=mdesc)
system.kernel = FSConfig.binary('x86_64-vmlinux-2.6.22.9')

system.cpu = cpu

#create the iocache
system.iocache = IOCache(clock = '1GHz', addr_ranges = [AddrRange(mem_size)])
system.iocache.cpu_side = system.iobus.master
system.iocache.mem_side = system.membus.slave

#connect up the cpu and caches
cpu.addTwoLevelCacheHierarchy(L1(size = '32kB', assoc = 1),
                              L1(size = '32kB', assoc = 4),
                              L2(size = '4MB', assoc = 8),
                              PageTableWalkerCache(),
                              PageTableWalkerCache())

Exemple #28

Fichier : alpha_generic.py Projet : joerocklin/gem5

 def create_system(self):
     system = FSConfig.makeLinuxAlphaSystem(self.mem_mode, SimpleDDR3)
     self.init_system(system)
     return system