Exemplo n.º 1
0
 def setUp(self):
     super(ReplaceTest, self).setUp()
     # repl is ~1M instructions
     # when we correctly ignore the middle call, we expect ~466K
     if self.xio.TARGET_ARCH == "k8":
         self.expected_vals.append((xs.PerfStatRE("all_insn"), 466283.00))
     else:
         self.expected_vals.append((xs.PerfStatRE("all_insn"), 439975.00))
Exemplo n.º 2
0
 def setUp(self):
     super(DFSTest, self).setUp()
     # Average freq ~901 MHz = 1600 * 2668273.0 / 4736546.0
     self.expected_vals.append((xs.PerfStatRE("c0.sim_cycle"), 2668273.0))
     self.expected_vals.append((xs.PerfStatRE("sim_cycle"), 4736546.0))
     # XXX: The dynamic number appears a little low, but that's more of a
     # validation issue, not a "hey, DFS is working" issue
     self.expected_vals.append((xs.PowerStatRE("  Runtime Dynamic"), 0.275))
     self.expected_vals.append((xs.PowerStatRE("  Total Leakage"), 0.48))
Exemplo n.º 3
0
 def setUp(self):
     super(DFSTest, self).setUp()
     self.expected_vals.append((xs.PerfStatRE("c0.effective_frequency"), 901.0))
     # XXX: The dynamic number appears a little low, but that's more of a
     # validation issue, not a "hey, DFS is working" issue
     self.expected_vals.append((xs.PowerStatRE("  Runtime Dynamic"), 0.263))
     self.expected_vals.append((xs.PowerStatRE("  Total Leakage"), 0.48))
Exemplo n.º 4
0
    def setUp(self):
        super(TimeTest, self).setUp()
        self.expected_vals.append((xs.PerfStatRE("all_insn"), 3000000.0))

        # Set up expected output from the simulated program.
        # 1M cycles / 3.2GHz = 317us.
        elapsed_re = "Elapsed: (%s) sec" % xs.DECIMAL_RE
        self.bmk_expected_vals.append((elapsed_re, 0.000317))
Exemplo n.º 5
0
    def setUp(self):
        super(TimeVDSOTest, self).setUp()
        if self.xio.TARGET_ARCH == "piii":
            self.tearDown()
            self.skipTest("VDSO not used for gettimeofday() on i686")
        self.expected_vals.append((xs.PerfStatRE("all_insn"), 3000000.0))

        # Set up expected output from the simulated program.
        # 1M cycles / 3.2GHz = 317us.
        elapsed_re = "Elapsed: (%s) sec" % xs.DECIMAL_RE
        self.bmk_expected_vals.append((elapsed_re, 0.000317))
Exemplo n.º 6
0
 def setUp(self):
     super(MissesSampleTest, self).setUp()
     # With 10,000 iterations, each of which should cause a miss, and a
     # sampling parameter of 100, we should capture 10,000/100 = 100 misses.
     # The LLC is included because there is a separate code path for
     # registering the stat for the LLC, and the number of misses are just
     # based on observations from a few simulation runs.
     self.expected_vals.append((xs.PerfStatRE("c0.DL1.load_misses"), 10000))
     if self.xio.TARGET_ARCH == "k8":
         self.expected_vals.append((xs.PerfDistStatRE("c0.DL1.load_miss_pcs[0x400523]"), 100))
         self.expected_vals.append((xs.PerfDistStatRE("LLC.load_miss_pcs[0x400523]"), 75))
     else:
         self.expected_vals.append((xs.PerfDistStatRE("c0.DL1.load_miss_pcs[0x804833b]"), 100))
         self.expected_vals.append((xs.PerfDistStatRE("LLC.load_miss_pcs[0x804833b]"), 75))
Exemplo n.º 7
0
 def setUp(self):
     super(Fib2CoreTest, self).setUp()
     if self.xio.TARGET_ARCH == "k8":
         self.expected_vals.append((xs.PerfStatRE("all_insn"), 224352.00))
     else:
         self.expected_vals.append((xs.PerfStatRE("all_insn"), 228990.0))
Exemplo n.º 8
0
 def setUp(self):
     super(REPTest, self).setUp()
     # 917,504 = 3.5 * 256 * 1024 -- see rep.cpp
     self.expected_vals.append((xs.PerfStatRE("all_insn"), 917504.0))
Exemplo n.º 9
0
 def setUp(self):
     super(Fib1LengthTest, self).setUp()
     self.expected_vals.append((xs.PerfStatRE("all_insn"), 9900.0))
Exemplo n.º 10
0
 def setUp(self):
     super(AttachTest, self).setUp()
     self.expected_vals.append((xs.PerfStatRE("all_insn"), 10000.0))
Exemplo n.º 11
0
 def setUp(self):
     super(IgnorePCTest, self).setUp()
     self.expected_vals.append((xs.PerfStatRE("all_insn"), 30000.0))
Exemplo n.º 12
0
 def setUp(self):
     super(Fib1SkipTest, self).setUp()
     if self.xio.TARGET_ARCH == "k8":
         self.expected_vals.append((xs.PerfStatRE("all_insn"), 62176.00))
     else:
         self.expected_vals.append((xs.PerfStatRE("all_insn"), 64495.0))
Exemplo n.º 13
0
 def setUp(self):
     super(PrefetchTest, self).setUp()
     self.expected_vals.append((xs.PerfStatRE("all_insn"), 2621440))
     # Random tests are random. Give them *very* loose bounds.
     self.expected_exprs.append((xs.PerfStatRE("total_IPC"),
                                 (self.assertGreater, 0.9)))
Exemplo n.º 14
0
 def setUp(self):
     super(ChaseTest, self).setUp()
     self.expected_vals.append((xs.PerfStatRE("all_insn"), 1310720))
     # Random tests are random. Give them *very* loose bounds.
     self.expected_exprs.append((xs.PerfStatRE("total_IPC"),
                                 (self.assertLess, 0.3)))
Exemplo n.º 15
0
 def setUp(self):
     super(Fib1Test, self).setUp()
     self.expected_vals.append((xs.PerfStatRE("all_insn"), 118369.0))
Exemplo n.º 16
0
 def setUp(self):
     super(Fib1PinPointTest, self).setUp()
     self.expected_vals.append((xs.PerfStatRE("all_insn"), 30000.0))
Exemplo n.º 17
0
 def setUp(self):
     super(Fib1PinPointsTest, self).setUp()
     if self.xio.TARGET_ARCH == "k8":
         self.expected_vals.append((xs.PerfStatRE("all_insn"), 10000.0))
     else:
         self.expected_vals.append((xs.PerfStatRE("all_insn"), 9430.0))